Working as a developer in Cadence Encounter Timing System R&D team.

Developer for static analysis and timing sign-off tool.

Transistor Level Optimization, Analysis

I work on development of a tool which provides statistical analysis and optimization of digital, analog/RF, memory, and mixed-signal circuits.

I worked as a developer for a post routing optimization tool.