--25+ years of professional experiences in ASIC development with demonstrated achievements in areas of architecture define, including hardware accelerator microarchitecture and CPU/Vector DSP processors, front-end RTL design, integration and verification, back-end synthesis, STA, DFT, ASIC/FPGA validation and ASIC...
Experience
Education
University of Hawaii at Manoa
MSEE
South China University of Technology