Responsible for designing and creating the programming language and tools for the next generation Ambarella chip.

Compiler optimization development, enhancement, for the optimizing compiler, XCC, for Tensilica's highly configurable processor Xtensa.

Investigation, design and implementation of Runtime Dynamic Optimization technology targeting IA-64 architecture.

Compiler optimization design and implementation with focus on high-level (loop nest) optimizations.