Timing Analysis Group:

• Timing exceptions analysis

• Timing DRCs

• CDC analysis

• Timing constraints analysis

Develop a HDL simulator in C++:

• From an EDIF netlist, build a simulation database (based on a graph structure);

• Simulation partitioning;

• Export waveform results in VCD or FSDB format.