• Seasoned digital architect/manager with over thirty years of hands-on experience in various phases of ASIC design, including architecture, implementation (fluent in Verilog/VHDL RTL coding), functional verification, synthesis, ECO, formal verification, static timing & power analysis, and silicon debug; also exposed...