Specialties: Clock domain crossing verification Assertion based verification RTL logic synthesis Testbench Automation HDLs - V2K, VHDL, System Verilog
Experience
Education
San José State University
MS
Assembly of God Church School
High School
IIEST, Shibpur